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Abstract
When designing and studying circuits operating at cryogenic temperatures understanding local heating within the circuits is critical
due to the temperature dependence of transistor and noise behavior. We have investigated local heating effects of a CMOS ring
oscillator and current comparator at T = 4.2K. In two cases, the temperature near the circuit was measured with an integrated
thermometer. A lumped element equivalent electrical circuit SPICE model that accounts for the strongly temperature dependent
thermal conductivities and special 4.2K heat sinking considerations was developed. The temperature dependence on power is
solved numerically with a SPICE package, and the results are within 20% of the measured values for local heating ranging from
< 1K to over 100K.
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1. Introduction and Motivation
Operation of complementary metal oxide semiconductor
(CMOS) circuitry at cryogenic temperatures (T < 100K) is de-
sired for a range of applications including satellites, high per-
formance radiation detection and beyond-CMOS high perfor-
mance computing approaches. Performance of transistors is
strongly temperature dependent and a wide range of new phys-
ical effects, including freeze out, enhanced mobility, and the
kink effect, become relevant over different ranges of cryogenic
temperature [1, 2, 3]. Therefore, critical transistor parameters,
such as gm and Isat, depend on the local temperature, which
can differ considerably from the temperature of the bath (e.g.,
liquid helium). Noise performance also changes at low temper-
ature, where for example the RMS voltage due to thermal noise
is proportional to T 1/2 and the 1/ f noise exhibits a more com-
plicated behavior, increasing at cryogenic temperatures [4, 5].
Design and analysis of circuit performance relies heavily on
SPICE (simulation program with integrated circuit emphasis)
modeling, which in turn uses transistor characteristics that are
calibrated for small and specific ranges of temperatures. Some
compact FET models have been developed for cryogenic tem-
peratures, however, those models are only accurate when the
circuit operates at the same temperature for which the model
was calibrated [6, 7, 8]. Identification of the operating temper-
ature of the circuit, either by direct measurement or estimation
through modeling, is therefore critical in order to understand
and predict circuit performance. Some of the prior work in
thermal modeling of CMOS employs equivalent circuit ther-
mal models, but does not include the temperature dependence
of the thermal conductivity [9, 10, 11, 12]. Other work accounts
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for the temperature dependent thermal conductivity using Kir-
choff’s transformation, but does not describe equivalent circuit
thermal models that can be evaluated in SPICE [13, 14, 15]. We
are aware of little prior work in thermal modeling of CMOS
electronics at cryogenic temperatures i.e., 4.2K [16].
In order to construct thermal models of circuits the temper-
ature dependence of the materials must be considered because
the thermal properties of silicon and the common dielectrics
used in a MOSFET change dramatically over the 4K-300K
range. The nonlinear temperature dependence of the thermal
conductivity introduces a challenge to understanding and pre-
dicting temperatures due to local heating.
In this paper we present local temperature measurements of
two CMOS circuits that span a range of power dissipation from
10µW to 100mW. The local temperatures are measured with in-
tegrated devices and calibrated current-voltage temperature de-
pendencies. Thermal models were created that rely on lumped
circuit elements that capture the temperature dependence of
each of the materials. The lumped circuit element thermal mod-
els were solved using SPICE for different power dissipations
and the models agree within 20% of the measured values. The
model also helped highlight certain materials, such as the pas-
sivating nitride layer, as critical in determining the ultimate op-
erating temperature of the circuit.
2. Experimental Results
First, we consider measurements of a ring oscillator and cur-
rent comparator as test circuits fabricated with Sandia National
Laboratories’ 0.35µm SOI CMOS technology node. As de-
picted in Figure 1, this is a 0.35µm, 7nm gate oxide, 3.3V , five
metal layer, partially-depleted SOI process.
The ring oscillator circuit layout is shown in Figure 2a and
consists of two 201-stage ring oscillators arranged in an ’L’
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Figure 1: Cross-section of Sandia’s CMOS7 foundry process. This is a 0.35µm,
3.3V , 7nm gate oxide, partially depleted silicon on insulator technology.
shape and two diode thermometers at different distances from
the oscillators. The circuit is surrounded by a pad ring. We
characterized the temperature dependence of the diode forward
voltage in a probe station. Full current versus voltage curves
were measured for each diode at temperatures ranging from
4.2 − 300K. The diode calibration and ring oscillator measure-
ments were performed on different die.
Measurements of the ring oscillator behavior and the diode
forward voltage were made at a range of power consumptions in
a dipstick at both room temperature and submerged in liquid he-
lium (LHe). Full diode I-V curves were measured at each power
consumption increment. We found that at VDD = 3.3V the
ring oscillator’s resonance frequency increases from 36.6MHz
at room temperature to 56.5MHz in the LHe bath, due primar-
ily to increased drain current [6]. The power increases much
less, from 32.3mW to 38mW, due to decreased short circuit and
static power at cryogenic temperatures. We also found that the
ring oscillator fails for VDD < 0.5V at room temperature and
VDD < 1.3V in LHe. This is likely caused by increased MOS-
FET threshold voltages and decreased subthreshold current at
low temperatures. The experimental heating results for the ring
oscillator on the left side and diode on the upper right of Figure
2a are shown in Figure 3, which shows that the ring oscillator’s
power consumption ranges from 4−140mW with corresponding
self-heating of 1 − 150K.
We also investigated local heating effects of a current com-
parator by using a MOSFET on the die as a thermometer. The
comparator was operated at lower power dissipation than the
ring oscillator, and the MOSFET can be operated as a very sen-
sitive temperature sensor. Figure 2b is a schematic diagram de-
picting a simple multiplexing switch separating this MOSFET
from the current comparator. In order to use the MOSFET as a
thermometer the two-terminal resistance at various gate biases
was measured in a He3 refrigerator at temperatures between
0.3K and 32K. When the MOSFET is operated near threshold
(Vg = 0.1V) the resistance is very temperature sensitive. Since
measurements of the comparator were made at T = 4.2K, the
resistances of the MOSFET were normalized to this tempera-
ture. At T = 4.2K the input power of the comparator was varied
Figure 2: (a) Diagram of a ring oscillator test circuit with two diode thermome-
ters offset from the oscillators. Our thermal modeling results are for the oscilla-
tor on the left and the diode on the upper right. (b) Schematic of a current com-
parator circuit with a MOSFET located on the chip and used as a thermometer
to quantify local heating effects from the current comparator.
from 0 to ∼ 1.7mW by changing the reference current. At each
power setting the resistance of the MOSFET was measured near
threshold. These resistance values for various gate biases near
threshold were mapped on to the temperature dependence data
to convert changes in resistances near threshold to temperature
change from T = 4.2K, shown in Figure 3b.
3. Thermal Modeling
The thermal behavior of systems can be modeled with equiv-
alent electrical circuits in which heat flow is analogous to cur-
rent, temperature to voltage, thermal resistances to electrical
resistance, thermal capacitances to electrical capacitance, and
heat sources to current sources. By transforming the thermal
behavior into an electrical circuit we can use a standard SPICE
package to evaluate thermal models of the circuits. We are in-
terested in steady state heating and so we ignore the transient
behavior.
As is standard, we use current sources with values equal to
the power dissipated by the electrical circuit as heat sources.
The resistors represent thermal resistances, Rthermal = L/Ak
where L is the length of the heat flow path, A is the cross-
sectional area of heat flow, and k is the thermal conductiv-
ity. Figure 5 shows the thermal conductivity of the materi-
als typically found in Sandia’s CMOS process as a function of
temperature[17, 18].
Accurate thermal modeling requires incorporation of the
temperature dependence of the thermal conductivity. Since
temperature is represented by voltage in equivalent electrical
circuit thermal models, doing so requires voltage-controlled re-
sistors (VCRs). However, no such component exists in SPICE.
Instead, we model the VCR with a series connection of two
voltage sources. One, VS ense, is set to 0V and is used to mea-
sure the current and the other source is a voltage controlled volt-
age source (VCVS) whose value satisfies Ohm’s Law, V = IR.
By multiplying the current measured by VS ense by a function
f (VControl) of some controlling voltage VControl we obtain a
VCR [19]. To obtain a temperature dependent thermal resis-
tance we choose f (Vcontrol) = L/Ak (T ) where k (T ) is the
temperature dependent thermal conductivity and the controlling
voltage is the voltage across the VCR.
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Figure 3: (a) A plot of the change in the ring oscillator’s diode thermometer
against power dissipation. The solid black line represents thermal modeling
results of the fabricated circuit, the solid purple line are modeling results of
the circuit with bond pad area increased four times. (b)Change in the current
comparator’s MOSFET thermometer temperature against power displaced in
the comparator. The solid line represents thermal modeling results.
To represent k (T ) in SPICE we found cubic spline inter-
polants for each material’s thermal conductivity and repre-
sented each piecewise cubic polynomial with a SPICE user-
defined function. The VCVS’s select the appropriate cubic
spline through nested IF-THEN-ELSE statements. The temper-
ature range over which the model is accurate is easily extended
by adding more cubic polynomials. Netlist programming de-
tails are found in Appendix A.
To create the SPICE thermal model a circuit that accurately
represents the heat sources and cooling paths in the circuit is
designed and each resistor is replaced with a VCR controlled
by the voltage across the VCR. The value of each thermal re-
sistor is dependent on the temperature of that resistor, and the
temperature is dependent on the value of the resistor. SPICE’s
iterative solvers are suitable for finding solutions to this prob-
lem of mutually dependent variables. After SPICE converges
on a solution the output of the thermal model is taken as the
node voltage that corresponds to the physical location of inter-
est in the system under study.
3.1. Ring Oscillator Thermal Model
To develop a thermal model for our ring oscillator circuit we
started with the layout in Figure 2a and the cross-section in Fig-
ure 1. In our experiments the die was mounted directly to an
FR4 printed circuit board (PCB) without being packaged. As
such, there are four potential cooling paths:
1. Through the wires, metal stack, and Kapitza resistance or
vapor layer at the Al-LHe interface
2. Down through the buried oxide, substrate, and PCB to the
LHe
3. Through the oxide to a pad contacting the LHe bath
4. Up through the oxide and passivation layer to the LHe
In the first item, the Kaptiza resistance is the dominant thermal
resistance at the solid-LHe interface for surface temperatures
near 4.2K. At larger surface temperatures film boiling causes a
thin, thermally resistive vapor barrier to form above the surface,
reducing the effectiveness of the cooling[20, 21]. Our model in-
cludes a transition from Kaptiza resistance to film boiling when
the surface temperature exceeds 5.2K.
Of the four paths, the only substantial cooling paths are
through the metal stack and, when the circuit is located near a
pad, through the SiO2 to the pad. The PCB is thick and FR4 is a
thermal insulator with thermal conductivity kFR4 < 0.1W/m/K
for T < 10K, blocking this cooling path [22]. The passiva-
tion layer consists of SiO2 covered with a Si3N4 film. Si3N4
films have very small thermal conductivities, about 1W/m/K at
room temperature and decreasing to ∼ 0.01W/m/K at T = 1K.
When combined with Kaptiza resistance or film boiling terms
this prevents this from being an efficient cooling path [23, 24].
All dimensions for paths through the metal stack are ex-
tracted directly from the circuit layout; typical widths of the
Al traces in our standard room temperature layout techniques
are in the range of 0.1µm − 5µm and the lengths are 100 −
1000µm. The first four metal layers are 870nm thick, the fifth
is 1.32µm. The resulting thermal resistances are on the order
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Figure 4: Thermal model for the ring oscillator. For clarity we draw resistors. In the SPICE netlist the VCRs are modeled by voltage sources as described in Section
3. The resistance of the tungsten plugs is not included because it is in series with the Al but is much smaller than the resistance through the Al traces. The most
efficient heat flow path between the oscillator and diode is through the Si substrate.
of 103 − 104K/W. To support our statement that the cooling
paths through the passivation layer and FR4 are insignificant
when compared to cooling through the metal stack, note that
the Si3N4 film in the passivation layer is ∼ 0.8µm thick and
there are ∼ 9.5µm of SiO2 between the Si island and the Si3N4.
Assuming cooling paths with cross sectional area on the order
of 10µm x 10µm this represents a thermal resistance on the or-
der of 106K/W, which is two orders of magnitude larger than
that through the metal stack. The FR4 in our PCB is ∼ 1500µm
thick. Again assuming a cross-sectional cooling area on the or-
der of 10µm x 10µm this produces a thermal resistance on the
order 108K/W, which is 3 − 4 orders of magnitude larger than
through the metal.
There are also five primary paths between the ring oscillator
and the temperature sensor:
1. Through the SiO2 trench
2. Through the buried oxide
3. Down through the buried oxide, through the substrate, and
back up through the buried oxide
4. Metal connections terminating at shared pads
5. From the ring oscillator, through the buried oxide and sub-
strate, to a diode pad
The paths through the trench and substrate are essentially the
same length, and are assumed to be the same width as the diode
thermometer. For T < 10K the thermal conductivities of Si and
SiO2 are approximately the same. However, for T > 10K the
thermal conductivity of Si is greater than that of SiO2, and in
either case the substrate is 675µm thick while the trench thick-
ness is only 250nm. Due to this the heat flow path through the
substrate is about three orders of magnitude more efficient.
Metal connections terminating at shared pads also create heat
flow paths. However, metal traces are typically long (order of
100µm− 1000µm), narrow (on the order of 0.1µm− 10µm), and
thin (0.1µm − 1µm) and so they can represent large thermal re-
sistances. Paths from the oscillator, through the buried oxide
and substrate to diode pads also exist. However, the pads are
contacting the LHe bath and so in steady state most of the heat
escapes at the pad. Consequently, the most efficient heat trans-
port between the ring oscillator and the diode is through the
substrate.
The equivalent electrical circuit thermal model for our ring
oscillator is shown in Figure 4. The ring oscillator is treated
as a point source heater. The circuit is connected to five metal
pads. These are represented by five parallel branches between
the heater and the ambient LHe. Each of these paths includes
Kapitza thermal resistance and film boiling at the interface be-
tween Al and LHe [21, 20]. The trench, substrate, shared metal
pad, and paths from the oscillator through the buried oxide and
substrate to diode pads provide heat flow paths between the ring
oscillator and diode. As with the oscillator, the diode’s four
metal pads are modeled by parallel branches. There are also
two paths from the diode through the buried oxide and substrate
to pads. We also include a cooling path through the oxide, pas-
sivation layer, and Kapitza and film boiling resistances above
the ring oscillator and diode. Note that we have not included
the thermal resistance of the tungsten plugs in our model. The
thermal resistance through the plugs is in series with the resis-
tance of the Al traces, but the resistance through the plugs is
orders of magnitude smaller than that through the Al traces and
so is insignificant.
The results of our thermal model are compared to experi-
mental values in Figure 3. The experimental power consump-
tion ranges from from 2mW − 140mW and the experimental
self-heating measured at the diode ranges from less than 1K to
more than 150K; the model qualitatively agrees across this en-
tire range and is in relatively good quantitative agreement over
most of the range, although there is considerable uncertainty in
the temperature for the mid range due to scatter in the measured
results. The agreement between model and experiment is better
than < 20% over most of the range.
3.2. Current Comparator Thermal Model
We also developed a lumped element thermal model for our
current comparator. The model is similar to the ring oscilla-
tor model, with the current comparator treated as a point source
heater. The comparator itself is connected to eleven pads, which
are modeled by parallel branches from the heater to the ambi-
ent LHe. The MOSFET thermometer has eighteen pads; these
are also represented by parallel branches. Each branch consists
of Al traces, a bondwire, and the Kapitza and film boiling re-
sistances at the Al-LHe interface. Most of the paths are also
routed through polysilicon and have resistive components from
the polysilicon.
Bondwires lead from the pads to the pins on the package, and
these pins are exposed to the LHe during measurement. The
4
Figure 5: The thermal conductivity of materials shows a strong, nonlinear tem-
perature dependence.
bond wires are 1mil diameter Al, the die is 2000µm × 3200µm
and the package is 13589µm × 13589µm. For the model we as-
sumed the die to be located in the center of the package; that
half of the bond pads are located on a long side of the die and
the other half on a short side, and that all bond wires are com-
pletely straight and of the shortest length between the die and
the package. These assumptions lead to an underestimation of
the thermal resistance. We also include three parallel cooling
paths from the metal pads, through the SiO2 to the current com-
parator. As before, we do not include contributions from the
tungsten plugs in the branches because their contribution is or-
ders of magnitude smaller than that from the Al.
The heat flow paths between the current comparator and the
MOSFET thermometer are:
1. Down through the buried oxide, across the substrate, and
back through the buried oxide
2. Through an Al and polysilicon trace that connects the
current comparator and MOSFET through a multiplexed
switch
3. Through the trench
On the die there is an approximately 1.1mm separation between
the FET and current comparator. Due to this separation the
paths through the trench and through the Al trace have thermal
resistance on the order of 104−105K/W, while the path through
the substrate is on the order of only 100 − 102K/W. As such,
the most efficient path from the heater to the thermometer is
through the substrate. Note that our model does not include the
path through the trench, this has negligible impact due to the
lower resistance path through the substrate.
Figure 3b compares experimental and modeled self-heating
in the current comparator for power dissipation ranging from
30µW − 2mW. Across this range, the self-heating varies from
a few millikelvin to ∼ 2.5K, with the model agreeing with the
experimental results to within 20% for very small changes in
temperature, indicating relatively good agreement for a higher
sensitivity range.
4. Discussion
Our thermal models are in reasonable agreement with the
measured values, exhibiting < 20% error even to sub-Kelvin
sensitivity. This agreement between our models and experimen-
tal measurements of the ring oscillator and current comparator
suggests that this method can capture the critical quantitative
behavior of future circuits when like the temperature dependent
thermal conductivity and Kapitza resistance are included.
Improvements to the model could be made by noticing that
our model uses a point source heater. A distributed network of
heat sources would more accurately model the physical circuits.
Including the tungsten plugs would also improve the model.
Additionally, we assume that all heat flow paths have well de-
fined lengths and areas, rather than allowing for radial heat flow
originating at the heat sources. Including this dispersion of heat
might also improve the results.
In our experience the most challenging aspect of this lumped
element thermal modeling approach is achieving convergence
in SPICE. We have found that convergence is helped by re-
moving secondary heat flow and cooling paths, such as those
through the Si3N4 passivation layer and the trench. Additional
important considerations for 4.2K thermal modeling include the
Kapitza resistance and transition from Kapitza resistance to film
boiling. Cooling paths from circuit elements through the ox-
ide to metal pads are also important at cryogenic temperatures
where the thermal conductivity of SiO2 is orders of magnitude
greater than at room temperature. Increasing the size of the
metal pads beyond typical room temperature dimensions ap-
pears to decrease thermal heating substantially.
Having developed and validated a lumped element thermal
modeling approach that provides reasonably accurate results for
circuits immersed in LHe, we can now use this thermal model-
ing technique to guide the layout of future circuits. After de-
signing a circuit the structure of a thermal model for the circuit
can be rapidly produced and then the dimensions of the heat
flow paths adjusted according to the layout of the circuit. The
circuit designer can use this thermally-aware approach to iter-
atively update the layout to produce circuits with more favor-
able thermal properties. For example, in the ring oscillator and
current comparator metal traces are typically long and narrow,
causing them to be inefficient cooling paths. Had this thermal
modeling technique been available during the design phase the
thermal impact of the traces would have been recognized and
the layout modified to create more desirable thermal proper-
ties. For example, we modeled the ring oscillator circuit with
the bond pad dimensions doubled. Figure 3a shows that this
reduces heating by ∼ 100K at peak power dissipation. The im-
provement is due primarily to a reduction in the total resistance
from film boiling that results from the increased surface area
of the bond pads. Other possibilities include placing metal is-
lands over the circuits, substrate thinning, or the use of thinned
silicon on sapphire.
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5. Conclusion
Thermal heating of measured circuits operated at 4.2K am-
bient temperature were successfully modeled with a lumped el-
ement SPICE circuit model that accounted for variable thermal
conductivity and specialized cryogenic heat sinking considera-
tions with agreement to within 20%. A ring oscillator operating
at 10− 100mW and a current comparator at 10µW − 1mW have
been measured at liquid helium temperature. The temperature
near the circuit was measured in each case with an integrated
thermometer that captured the local heating from the circuit.
Two different thermometry approaches were examined. . The
thermal models were developed and calibrated to the experi-
ments to provide an ability to do thermally aware circuit de-
sign and analysis as well as to provide insight about the domi-
nant cooling paths and lay-out effects at these low temperatures
where thermal conductivities can rapidly change with the local
temperature.
Appendix A. Netlist Programming
Each member of a set of piecewise cubic polynomials can be
represented by a SPICE user-defined function. For example,
SiO2 1K to 5K(x) c3,1(x-1)3+c2,1(x-1)2+c1,1(x-
1)+c0,1
...
SiO2 150K to 200K(x) c3,150(x-150)3+c2,150(x-
150)2+c1,150(x-150)+c0,150
where the ci are the coefficients of the polynomial. To use
the cubic splines implement a series of nested IF-THEN-ELSE
statements, such as
E1 n1 n2 Value = {I(VSense) * (L/A) / (IF
v(n1) >= 1 && v(n1) < 5 THEN
SiO2_1K_to_5K(v(n1)) ELSE ... IF v(n1) >= 150
&& v(n1) < 200 THEN SiO2_150K_to_200K(v(n1))
ELSE(SiO2(200K)))}
to select the cubic polynomial that corresponds to the voltage
across the circuit element.
Sandia is a multiprogram laboratory operated by Sandia Cor-
poration, a Lockheed Martin Company, for the United States
Department of Energy’s National Nuclear Security Administra-
tion under Contract DE-AC04-94AL85000.
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